Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

Papers

Listing all the work. Click on the title of the paper to see its details. The selected set may be restricted by specifying a range of conference years, or by selecting a specific topic.

Select: from to year
 
on topic:
Selected papers: year 2021
In selection - 85 papers
A B C D E F G H I L M N O P R S T U
A 
 
A Bubble Error Correction in a Modified ROM Thermometer-to-Binary Encoder
A CMOS Thermometer-to-Binary Encoder for a Flash ADC
A Fast Method of Generating Pseudo-Random Vectors of High Dimension for testing Systems-on-Chip
A Method for Selecting an Isomorphic Subgraph of a Circuit Diagram Graph in Electronic Circuit CAD Systems
ASMD-FSMD Technique for Digital Device Design
Accuracy of Phase-Less Algorithms of Antenna Array Calibration
Algebraic Decompositions of Cofactors in BDD Representations of a Systems of Incompletely Defined Boolean Functions
Algorithm for analysis of structures with triple modal reservation after failures
Analog integrated circuits design for extreme environmental conditions on the base of master slice array MH2XA031
Analysis of the Frequency Synthesizers Architecture Evolution
Analytical Method for Choosing the Most Efficient Algorithm for Fault-Tolerant Combinational Circuits Synthesis
Architecture and structural-topological features of bit-stream devices
Automated Optimal Configuration Determination of the Parallel Dataflow Computing System for Solving a Specific Problem
Automatic Differentiation in a Dataflow Language on the Example of a Deep Learning Problem
Automation of High-Level Network-on-Chip Modeling
Automation of Low-Level Modeling of Networks-on-Chip
B 
 
Boolean complement to modular sum codes for the concurrent error-detection systems synthesis for combinational devices of automation and computer technology
C 
 
Cellular-automaton algorithm of matrices permutation with an oscillatory scheme of element shift
Characterization of Micro- and Mesoporous films with the Aid of Adsorption Ellipsometric Porosimetry Method
Compact model generation for distributed parameter systems
Comparative Analysis of the Error Pulses Formation at Outputs of Ttriple Majority CMOS Gates During Charge Collecting from Tracks of Single Ionizing Particles
Comparative Analysis of the Time and Frequency Domain Sampling Theorems
Comparison of MOSFET and FinFET thermal characteristics
Corrective Circuits of Bandpass Filters on Coupled Lines
D 
 
Deadlock-Free Routing in Networks on Chip with Circulant Topologies
Designing of a System on Chip for a Satellite Subscriber Terminal of the «Gonets-D1M» System
Designing specialized heterogeneous FPGAs using software prototyping
Design of All-digital Phase-locked Loop
Design of Cost-effective IF Channel Chip with Tolerance to Process and Temperature Variations for RF Receiver
Development and Comparative Analysis of Initial Placement Methods for FPGA
Digital Block Mathematical Model for the Joint Hardware and Software/firmware Simulation System
Dynamic modification of embedded devices internal firmware for solve reverse engineering problems
E 
 
Evaluation of the use of systolic arrays in the implementation of matrix multiplication algorithms on FPGAs
Expansion of SPICE Simulation Tools Abilities by Taking into Account MOS Circuits Aging Effects Caused by Hot Carriers, Gate Dielectric Breakdown and Electromigration
F 
 
Fast and Efficient Approach and Its implementation Study for the Design of Wave Components
Formation of the reduced logical elements library for FPGA
Functional coverage verification methodology for data flow control verification in systems on a chip using SystemVerilog and examples of the interface with the AXI-Stream protocol
G 
 
GaAs MIC X-band low noise amplifier
GaAs analog master slice
H 
 
Hardware verification of the recurrent signal processor on FPGA
High-performance parallel BCH encoder with reconfigurable correction capability
I 
 
Implementation of Methodology of SoC Interconnects Automated Performance Analysis into the Verification Route
Implementation of self-testing tools for DDR3 memory modules in Spartan3e FPGA
Improvement of Ternary Self-Timed Multiplier Soft Error Tolerance
Intel OpenVINO™ Toolkit: Performance Analysis of Generative Adversarial Neural Networks
Investigation of High-Precision Laser Instrument for Fabrication of Integrated Circuits and Monitoring of Seismic and Gravitational Processes
Investigation of physical processes in diamond UV radiation sensors based on spectral and current-voltage characteristics
L 
 
Layout Dependent Effects Impact on Standard Cells Layout in 28 nm Technology Node
M 
 
MPI-based Software Model for Parallel Computing in Heterogeneous Clusters
Mathematical Model of the SOT-MRAM Cell based on the Spin Hall Effect
Methodology of calculating dependent timing constraints for libraries of standard digital cells
Methods for speeding up the modified Pathfinder routing algorithm for island-style FPGA
Multibank memory bandwidth analysis in on-chip system
N 
 
Neural Networks Models based on the tensor-matrix theory
New negative photochromic spiropyran for molecular electronics and photovoltaics
Nonlinear Distortion Analysis of Diode Frequency Mixers in Generalized Matrix Form Using Volterra Series
Numerical Technique of Noise Analysis based on Two-Level Mixed Frequency–Time-models for Circuit Simulators
O 
 
Object-Oriented Approach for the Development of Modern Software Packages for Heterogeneous Technical Systems Simulation
On the formal specification of digital systems
Optimization of Standard Cells Power Consumption: Logical Effort Based Algorithm
Organization of Debugging Process for Digital Microelectronic System Designs
P 
 
Parameterizable matrix multiplier of fixed-point binary numbers in direct and complementary code
Peculiarities of Appearance and Registration of the Latchup in CMOS VLSI under Uniform Pulsed Laser Irradiation
Phenomena of polarization of ionizing radiation sensors based on diamond materials
R 
 
Reliability-Driven Logic Synthesis Using Arbitrary Standard Cell Library
Research of Additional Pulses Appearing During Ultrashort Pulse Decomposition in a Modal Filter with Edge and Broadside Couplings in Double-Sided Printed Circuit Board
Research of Promising Network-on-Chip Topologies: application of root and direct products of Paley graphs
S 
 
S-band power amplifiers based on GaN transistors of JSC «ICC Milandr»
SPICE-model of SiGe HBT taking into account the aging effects
Self-Calibrating High-Precision VFC for Dual-Supply Sensor Systems
Si/Ge Multiple Quantum Well pin-Photodiode
Simulating Integrated Circuit Immunity to Powerful Conducted Emissions in Circuits with Single Modal Reservation
Simulation of leakage currents of ferroelectric capacitors in integrated circuits
Simulation of the Operation of a Diamond Detector of Ionizing Radiation
Structure Formalization of Management Information System Software
Study of digital recursive generators of samples of complex harmonic signals
Synthesis of control devices for objects of floor automation of railway transport on FPGA
T 
 
The Development of Multi-terminal Element Model with Arbitrary Number of Terminals for Circuit Simulator
The Influence of Contact Resistances on Thermoelectric Generator Output Characteristics
The Influence of the Mismatch in the Structure with Strong Modal Distortions on Signal Integrity
The Problem of Element Placement on a Printed Circuit Board: the Solution Based on a Simplified Model of a Microstrip Line
The Research of P-N+-Junction Electrophysical Behavior With Help of Simulation in Rectangular and Cylindrical Coordinate Systems
The Steady-State Analysis of Integrated Circuits Using Homotopy Methods
Two-Cascade Shielded Modal Filter for Differential and Common mode Operations
U 
 
User applications synthetic clones generation for functional verification

Copyright © 2009-2024 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS