Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

Themes

---

Listing of works with the partition by the subject of reports. Click on the work title to see its details. The selected set may be restricted by specifying a range of conference years, or by selecting a specific topic.

Select: from 2005 2006 2008 2010 2012 2014 2016 2018 2020 2021 2022 2023 2024 to 2005 2006 2008 2010 2012 2014 2016 2018 2020 2021 2022 2023 2024 year

All topics ADC design problems Cellular automata Design of System-on-chip (SoC) and IP-blocks Design of VLSI elements Design of VLSI signal processors Design of analog and mixed functional blocks of VLSI Design of digital functional blocks of VLSI Design of fault-tolerance systems Design of micro-electromechanical systems Design of nanoelectronic devices Design of nanoelectronic devices based on Josephson junctions Design of photodetecting VLSI Design of radiation-resistant VLSI Design of technological processes Designing components for aerospace and navigation technology Genetic algorithms in VLSI CAD Methods and algorithms for automated layout design Methods for high-level simulation Methods of device technology simulation of VLSI Methods of digital information processing and digital filters Methods of electro-thermal simulation Methods of logic synthesis and functional logic simulation ... Methods of simulation of VLSI electrical characteristics Models of devices for circuit simulation Neural networks Problems of development of sensory microcircuitry Simulation of data transfer channels Study of the magnetic properties of materials Unconventional computing systems Web-based VLSI CAD design of memory cells

Selection on topic: Unconventional computing systems

Selected papers: from 2005 to 2024 year

In selection - 25 papers

A

B

C

D

F

H

I

L

M

P

R

S

T

A
	Adjustable error-correcting encoder for Systems on Chip Analysis and synthesis of arithmetic unit of a field of Galois of prof. Pospelov D.A.
B
	Base ternary logic element on the basis of standard CMOS-technology
C
	Construction of systems of raised reliability based on residual arithmetics with application of modern methods and tools of designing Criteria for the numerical evaluation of data recovery algorithms for analogue-information converters
D
	Design features of the multipliers on the module using advanced CAD Design method of DSP-oriented modular logarithmic forward converter Device for calculation of vector dot product with error correction based on residue number system Digital Signal Processor With Non-Conventional Recurrent Data-Flow Architecture
F
	Fault-tolerant systolic processor for digital signal processing in modular code
H
	Hardware implementation of FIR filter based on number-theoretic fast Fourier transform in residue number system
I
	Implementation of Residue Number Systems Converter Combined with the Rounding Operation for DSP Applications Implementation of an RNS Reverse Converter for General Moduli Sets Based on LUTs with Reference Points
L
	Low-discharge fully-coded multiplier for radar image synthesis systems
M
	Methods of Scalar Products Speed Enhancement in Residue Logarithmic Number System Basis
P
	Parallel computing in the ring of Gaussian integers over the Galois field GF(p) Polynomial modular multipliers for error correcting code devices Principles of construction of specialized calculators based on residual arithmetics Problems of developing a mathematical core for modeling the dynamics of technical systems
R
	Rank codes with partially known error basis Residue Logarithmic Number System – A New Possibilities for Residue Processors and Converters Designing
S
	Solving large SLE on heterogeneous SoC of «Multicore» series
T
	The Bivalent Defect of Modular Codes. The Choise of Technological Modules, that Reduce Bivalent Defect The RLNS Implementation for matrix algebra special problems solution The principle of factorization in a problem of design of RBS-based processors