Listing of all the works of the organization. Click on the work title to get the full information.
2008 | |
| |
Bragin K.R., Gavrilov S.V., Kagramanyan E.R. Logic-timing analysis methodology for characterization of custom blocks of digital CMOS IC
|
2010 | |
| |
Agrich Yu.V., Lifshits V.B. A Precision Voltage-to-Frequency Converter Design
|
| |
Agrich Yu.V., Lifshits V.B. Optimized for Sub-micron Processes A High Speed ADC Architecture
|
| |
Lifshits V.B., Agrich Yu.V. The static accuracy model for the pipelined ADC with calibration
|
2012 | |
| |
Agrich Yu.V., Lifshits V.B. A High Speed ADC with Low Power Consumption
|
| |
Lifshits V.B., Agrich Yu.V. Segment calibration in pipeline ADC
|
2018 | |
| |
Rybakov A.A., Sergeychuk D. 14b SAR ADC with ODC Background Calibration
|
| |
Sergeychuk D. A High Speed Level Shifter for High Voltage Supply Range with High Reliability
|
| |
Bobkov P.G., Bragin K.R. Development of Real Number Models of Analog IP Blocks for Mixed Signal SoC Verification
|
| |
Khafizov R.Z., Pavlyuk M.I., Timofeev A.E. Numerical Simulation of N-well MOSFET Hall Element
|
| |
Rybakov A.A., Shliakhova N.F. Optimization of Capacitor Based DAC
|
2020 | |
| |
Khalirbaginov R.I. Digital Controlled Oscillator for All-Digital Phase-Locked Loop Circuit
|
| |
Kondratenko A.V., Bragin D.S., Zykov D.D. GaAs and GaN MMIC Functional Blocks for an X-Band AESA T/R Front-End
|
2021 | |
| |
Khalirbaginov R.I. Design of All-digital Phase-locked Loop
|
| |
Tarasov S.V., Polunin M.M., Kolesnikov D.V., Glushkov G.I., Bormontov E.N. S-band power amplifiers based on GaN transistors of JSC «ICC Milandr»
|
| |
Pavlyuk Yu.M., Gureev I.A., Agrich Yu.V., Lifshits V.B. Self-Calibrating High-Precision VFC for Dual-Supply Sensor Systems
|
2022 | |
| |
Polunin M.M., Glushkov G.I., Kolesnikov D.V., Moiseenko A.N., Tarasov S.V. Microstrip directional coupler directivity improvement
|
|