Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

Cheremisinova L.D.

United Institute of Informatics Problems

Listing of all the works of the author. Click on the work title to get the full information.

2010 
  Cheremisinova L.D., Cheremisinov D.I.
Low Power Driven Optimization of Two-Level Logic Circuits
  Romanov V.I., Bibilo P.N., Loginova I.P., Cheremisinova L.D.
Computer-aided design of topology of functional blocks of custom digital VLSI
2012 
  Bibilo P.N., Cheremisinova L.D., Kardash S.N., Kirienko N.A., Leonchik P.V., Novokov D.Ya., Romanov V.I., Cheremisinov D.I.
Low-Power Synthesis of Logical CMOS Circuits
2014 
  Cheremisinova L.D.
Verification of Logical Descriptions of Combinational Circuits
2016 
  Cheremisinov D.I., Cheremisinova L.D.
Use of parallel computing in VLSI computer-aided design
2018 
  Cheremisinov D.I., Cheremisinova L.D.
Decompilation of Flat CMOS Circuits in SPICE Format
2020 
  Cheremisinov D.I., Cheremisinova L.D.
Verification of digital devices with concurrency behavior
2022 
  Cheremisinov D.I., Cheremisinova L.D.
Reverse Engineering of VLSI for Equipment Safety
  Cheremisinova L.D.
Testing Systems with Behavior Parallelism Based on a Reduced Reachability Graph
 

Copyright © 2009-2024 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS