Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

The Experience of Universal Controller SSD Development for Space Application  

Authors
 Rutkevich A.V.
 Voronkov D.I.
 Sysoev I.Y.
 Khaylo N.N.
 Veykov A.A.
Date of publication
 2018
DOI
 10.31114/2078-7707-2018-2-162-169

Abstract
 — The study deals with implementation of a solid state memory controller. Solid state storage device can be built-up using: a controller and NAND Flash memories. The maximum storage capacity is 256 Gbytes. The maximum data transfer rate is 150 Mbyte/s. The controller has the following set of interfaces: PCI, an asynchronous interface of static random access memory, serial interfaces, an interface of serdes TLK2711-SP. The controller is rad-hard: TID equals 100 krad, SEL threshold is not less than 67,9 MeV×cm2/mg. By the means of a wide range of rad-hard microprocessors supporting an asynchronous interface or PCI can be extended a set of interfaces used on a spacecraft. The asynchronous interface and PCI support data transfer rate up to 60 Mbyte/s. For example, using processor 5023BC016 (“Sputnik”) the system with CCSDS, SpaceWire or MIL-STD-1553 buses can be built-up. The controller implemented in a ceramic dimpled grid array package with 399 pads. There are a lot of topological, schematic and algorithmic methods implemented in the controller to achieve rad-hard tolerance. Topological solutions include using 180 nm standard cell process and guard rings. Circuit methods include SEC-DEC Hamming coding for SRAM, scrubbing, a triple register map, CRC and multiplication for binary program image, an availability for external processor to read program counter and error counter, NAND Flash array reconfiguration (set of using channels and set of using CS signals). Algorithmic solutions include tripling set of command code and command parameters during task initialization, using a watchdog timer for infinite loop detection, filling an unused instruction area of an unconditional jump into a special function, bad block table. The proposed controller has no functional analogue, as such problems are usually solved with FPGA. Using the application specific integrated circuit allows to reduce overall dimensions, development time, cost, a number of used components and power consumption of a spacecraft.
Keywords
 solid state drive, memory controller, controller SSD, NAND Flash, SLC, ONFI, PCI, space aircraft, FTL, components, TLK2711-SP.
Library reference
 Rutkevich A.V., Voronkov D.I., Sysoev I.Y., Khaylo N.N., Veykov A.A. The Experience of Universal Controller SSD Development for Space Application // Problems of Perspective Micro- and Nanoelectronic Systems Development - 2018. Issue 2. P. 162-169. doi:10.31114/2078-7707-2018-2-162-169
URL of paper
 http://www.mes-conference.ru/data/year2018/pdf/D095.pdf

Copyright © 2009-2024 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS