Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

Simulation of Circuits with Ferroelectric Capacitances  

Authors
 Gourary M.M.
 Zharov M.M.
 Rassadin A.E.
 Rusakov S.G.
 Ulyanov S.L.
Date of publication
 2018
DOI
 10.31114/2078-7707-2018-1-83-88

Abstract
 One of the promising directions in Low Power researches is associated with ferroelectric materials whose effectiveness is based on the existence of two stable states and on the negative differential capacitance in charge-voltage characteristics. The advantages are usually exercised in chains comprising both ferroelectric and traditional nonlinear capacitances (e.g. MOSFET gate) which can contain floating nodes. The aim of the paper is capacitors models development providing analysis of ferroelectric circuits by any SPICE-like simulator. Separate models for standalone capacitors defined by “charge on voltage” and “voltage on charge” dependencies are proposed. Each model contains behavioral voltage source, unit capacitance and linear current-controlled current source. “Charge” terminal established in the models enables analyzing charge waveforms, setting charge initial conditions and using charge-controlled sources. For series connection of any number of nonlinear capacitors with floating nodes, the equivalent nonsingular subcircuit is presented. The subcircuit comprises the developed model of one standalone capacitor and behavioral voltage sources representing charge-voltage characteristics of other capacitors. Trapped charges in floating nodes can be taken into account by inserting independent voltage sources in the subcircuit. Similar subcircuit for star connection of arbitrary capacitors is described. SPICE-like simulations of some ferroelectric circuit configurations were performed to show the efficiency of the proposed approach. The first example demonstrates the switch of stable states in ferroelectric RC network. Two examples present analyses of NCFET input network: transient simulation of the discharge of the gate node under leakage resistor and AC simulation to show voltage amplification due to negative ferroelectric capacitance.
Keywords
 circuit simulation, ferroelectric, negative capacitance, nonlinear capacitance, capacitance model, controlled sources, floating node
Library reference
 Gourary M.M., Zharov M.M., Rassadin A.E., Rusakov S.G., Ulyanov S.L. Simulation of Circuits with Ferroelectric Capacitances // Problems of Perspective Micro- and Nanoelectronic Systems Development - 2018. Issue 1. P. 83-88. doi:10.31114/2078-7707-2018-1-83-88
URL of paper
 http://www.mes-conference.ru/data/year2018/pdf/D043.pdf

Copyright © 2009-2024 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS