Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

Noise analysis of digital circuits with accounting of logic constraints

Authors
 Gavrilov S.V.
 Glebov A.L.
Date of publication
 2005

Abstract
 Paper proposes an algorithm for the noise analysis, which uses the resolution method from the theory of automated theorem proving. The main advantages of the new approach is to work directly with the circuit on the transistor level, without the prior extraction of logic and increase efficiency by using more general data models and mathematical methods, which make it possible to be used on industrial circuits of large size.
Keywords
 resolution method, noise analysis
Library reference
 Gavrilov S.V., Glebov A.L. Noise analysis of digital circuits with accounting of logic constraints // Problems of Perspective Microelectronic Systems Development - 2005. Proceedings / edited by A. Stempkovsky, Moscow, IPPM RAS, 2005. P. 72-78.
URL of paper
 http://www.mes-conference.ru/data/year2005/11.doc

Copyright © 2009-2024 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS