Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

Bibilo P.N.

United Institute of Informatics Problems

Listing of all the works of the author. Click on the work title to get the full information.

2006
		Bibilo P.N., Kardash S.N., Romanov V.I. SsVER - system of synthesis and verification of combinational logic schemes
		Bibilo P.N., Kochanov D.A. Optimizational transformations of VHDL-models of digital systems
2008
		Bibilo P.N., Audzeyeu M.A. Designing of regular circuits with consecutive connections of transistors
2010
		Romanov V.I., Bibilo P.N., Loginova I.P., Cheremisinova L.D. Computer-aided design of topology of functional blocks of custom digital VLSI
		Bibilo P.N. Decomposition of Boolean Functions for BDD
2012
		Bibilo P.N., Cheremisinova L.D., Kardash S.N., Kirienko N.A., Leonchik P.V., Novokov D.Ya., Romanov V.I., Cheremisinov D.I. Low-Power Synthesis of Logical CMOS Circuits
		Bibilo P.N., Soloviev A.L. VHDL-Simulation-Based Evaluation of CMOS-Circuits Power Consumption
2014
		Bibilo P.N. Decomposition and Minimization of Binary Decision Diagrams for Systems of Specified Boolean Functions
2016
		Bibilo P.N. The use of VHDL models of partial Boolean functions for the design of digital circuits
2018
		Audzeyeu M.A., Bibilo P.N. Algorithmic Design of Digital Operational Units with Low Power Consumption
2020
		Bibilo P.N., Romanov V.I. The system of logical optimization of functional structural descriptions of digital circuits based on production-frame knowledge representation model
		Bibilo P.N., Lankevich Y.Y. Experimental Research of Effectiveness of Programs for Minimizing BDD Representations of Boolean Function Systems in Synthesis of Combinatorial CMOS Circuits
2021
		Bibilo P.N. Algebraic Decompositions of Cofactors in BDD Representations of a Systems of Incompletely Defined Boolean Functions
2022
		Bibilo P.N. Hardware Implementation of Code Converters Designed to Reduce the Length of Binary Encoded Words
		Bibilo P.N., Audzeyeu M.A., Kirienko N.A. Estimating of the Power Consumption of Combinational CMOS Circuits Based on Logic VHDL Simulation