Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

FPGA prototyping for functional verification of multi-core processors

Authors
 Yurlin S.V.
 Bychkov I.N.
Date of publication
 2014

Abstract
 In this article are described the hardware acceleration methods for stage of functional verification of multi-core processors. The features and principles of implementation of FPGA-based prototypes based on topological structure of multi-core processor and it's environment are described. A method for implementing FPGA-based prototypes using unified CPU core module is proposed, which improves their performance, comparing with universal prototypes. Presented parameters of structually dependent prototypes of multi-core processors series "Elbrus", which were designed to determine the efficiency of proposed method.
Keywords
 prototype, FPGA, multi-core processor, verification
Library reference
 Yurlin S.V., Bychkov I.N. FPGA prototyping for functional verification of multi-core processors // Problems of Perspective Micro- and Nanoelectronic Systems Development - 2014. Proceedings / edited by A. Stempkovsky, Moscow, IPPM RAS, 2014. Part 4. P. 45-50.
URL of paper
 http://www.mes-conference.ru/data/year2014/pdf/D070.pdf

Copyright © 2009-2024 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS