Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

The capabilities of usage virtual platforms for verification of RTL-models of complex co-processor blocks

Authors
 Litvinov E.I.
 Zhikharev G.Y.
 Shagurin I.I.
Date of publication
 2014

Abstract
 This article describes the use of modern virtual platforms in developing and modelling of VLSI. A brief comparison of the current virtual platforms is given. It also shows that virtual platforms can not only be used in the top-level architecture simulation developed integrated circuits, but also complement the modern means of independent verification on the individual components of the system. Particularly, successful virtual platform can be used to verify the design of special co-processors that serve to expand the functionality of traditional architecture in creating SoC. Proposed a method of verification of complex functional hardware units using the considered solutions. The brief example that illustrates the proposed methodology was gave.
Keywords
 Virtual Platforms, Soc, Core, Hardware Modeling, RTL, Functional Verification.
Library reference
 Litvinov E.I., Zhikharev G.Y., Shagurin I.I. The capabilities of usage virtual platforms for verification of RTL-models of complex co-processor blocks // Problems of Perspective Micro- and Nanoelectronic Systems Development - 2014. Proceedings / edited by A. Stempkovsky, Moscow, IPPM RAS, 2014. Part 2. P. 51-56.
URL of paper
 http://www.mes-conference.ru/data/year2014/pdf/D027.pdf

Copyright © 2009-2024 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS