Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

Automation of Low-Level Modeling of Networks-on-Chip  

Authors
 Lezhnev E.V.
Date of publication
 2021
DOI
 10.31114/2078-7707-2021-1-46-50

Abstract
 The process of designing a network-on-chip communication subsystem is a complex and time-consuming process, the task of which is to select the optimal characteristics in a given range of values. Low-level modeling although is time-consuming compared to high-level, but only this process allows to get the exact characteristics of the network. Comprehensive research, which is used in most models of networks-on-chip, is often redundant, because during one simulation iteration, only one of its parameters is checked. A low-level model is proposed that allows automated modeling of the communication subsystem, as well as the routing algorithm for networks-on-chip. The experiments carried out on the example of the study of circulant topologies, which showed the correctness and usefulness of such a model for various applications.
Keywords
 network-on-chip, simulation automation, low-level simulation.
Library reference
 Lezhnev E.V. Automation of Low-Level Modeling of Networks-on-Chip // Problems of Perspective Micro- and Nanoelectronic Systems Development - 2021. Issue 1. P. 46-50. doi:10.31114/2078-7707-2021-1-46-50
URL of paper
 http://www.mes-conference.ru/data/year2021/pdf/D013.pdf

Copyright © 2009-2024 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS